REMARKS

Claims 1-29 are pending.

The Examiner's assistance during December 12, 2007 telephone Examiner's Interview is greatly appreciated.

Claims 1-3, 7-10, 12, 14, 16-19, 21, 23, 25, 26, and 29 stand rejected under 35 U.S.C. § 102(e) as being anticipated by Cousin (U.S. Patent No. 6.725,357). Claims 4-5 and 11 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Cousin in view of Takayama. Claims 6, 22, and 24 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Cousin. Claims 13 and 15 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Cousin in view of DeHon. Claim 20 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Cousin in view of Simonen et al. Claims 27 and 28 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Cousin in view of Tanenbaum.

In response to the previous Office Action, Applicant argued that the independent claims 1, 26 and 29 are not anticipated by Cousin, because the reference does not disclose, for example, that the instruction packet defines or comprises a plurality of control instructions, as the claims require.

In the Response to Applicant's argument, the Examiner took the position that the word "plurality" may mean "a number greater than zero," i.e. one.

During the Interview, the Examiner suggested that the independent claims should be amended to recite at least two control instructions, instead of a plurality of control instructions, to more clearly define the claimed subject matter of the prior art.

Independent claims 1, 26 and 29 have been amended per the Examiner's suggestion.

Claim 1, as amended, recites a computer processor, the processor comprising:

- (a) a decode unit for decoding a stream of instruction packets from a memory, each instruction packet comprising a plurality of instructions;
- (b) a first processing channel comprising a plurality of functional units and operable to perform control processing operations;
- (c) a second processing channel comprising a plurality of functional units and operable to perform data processing operations;

wherein the decode unit is operable to receive an instruction packet and to detect if the instruction packet defines (i) at least two control instructions or (ii) a plurality of instructions one or more of which is a data processing instruction, and wherein when the decode unit detects that the instruction packet comprises at least two control instructions said control instructions are supplied to the first processing channel for execution in program order.

A method of operating a computer processor which comprises first and second processing channels, each having a plurality of functional units, wherein the first processing channel is capable of performing control processing operations and the second processing channel is capable of performing data processing operations, the method comprising:

- (a) receiving a sequence of instruction packets from a memory, each of said instruction packets comprising a plurality of instructions defining operations;
- (b) decoding each instruction packet in turn by determining if the instruction packet defines:
 - (i) at least two control instructions; or
 - (ii) at least one data processing instruction, and

wherein when the decode unit detects that the instruction packet comprises at least two control instructions supplying said at least two control instructions to said first processing channel for execution in sequence.

Claim 29, as amended, recites a computer readable medium bearing an instruction set for a computer including a first class of instruction packets each comprising two or more control instructions for execution sequentially and a second class of instruction packets each comprising at least a data processing instruction and a further instruction for execution contemporaneously, said further instruction being selected from one or more of: a memory access instruction; a control instruction; and a data processing instruction.

Hence, each independent claims recites that the instruction packet defines at least two control instructions (claims 1, 26) or comprises two or more control instructions (claim 29).

The prior art of record does not teach or suggest this feature.

It is noted that the amendments to the claims are clearly supported by the specification. For instance, on page 7, lines 11-12 and 25-27, and page 8, lines 5-8, the specification discloses an example of 3 control instructions being processed.

In view of the foregoing, and in summary, claims 1-29 are considered to be in condition for allowance. Favorable reconsideration of this application, as amended, is respectfully requested.

To the extent necessary, a petition for an extension of time under 37 C.F.R. 1.136 is hereby made. Please charge any shortage in fees due in connection with the filling of this paper, including extension of time fees, to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,

McDERMOTT WILL & EMERY LLP

Alexander V. Yampolsky Registration No. 36,324

600 13th Street, N.W. Washington, DC 20005-3096 Phone: 202.756.8000 AVY:apr Facsimile: 202.756.8087

Date: January 17, 2008

Please recognize our Customer No. 20277 as our correspondence address.